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Abstract Ability to stack separate chips in a single pack-
age enables three-dimensional integrated circuits (3D ICs).
Heterogeneous 3D ICs provide even better opportunities to
reduce the power and increase the performance per unit
area. An important issue in designing a heterogeneous 3D
IC is reliability. To achieve this, one needs to select the
data mapping and processor layout carefully. This paper
addresses this problem using an integer linear programming
(ILP) approach. Specifically, on a heterogeneous 3D CMP,
it explores how applications can be mapped onto 3D ICs to
maximize reliability. Preliminary experiments indicate that
the proposed technique generates promising results in both
reliability and performance.
Keywords Reliability · Multicore · 3D · Data mapping
1 Introduction
As technology scales, the International Technology
Roadmap for Semiconductors (ITRS) projects that the num-
ber of cores will drastically increase to satisfy performance
requirements of future applications [5]. Once the number of
cores passes some threshold (16 cores), conventional point-
to-point buses will no longer be a sufficient interconnect
structure. These future applications will therefore require a
Network-on-Chip (NoC) [14], where a dedicated on-chip
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network (with switches and links) is used to perform the
communication between cores. NoCs have shown to be
able to handle the required communications between the
cores in a scalable, flexible, programmable, and reliable
fashion [14].
In addition to NoCs, three-dimensional integrated circuit
(3D IC) [4] is an attractive option for overcoming the barri-
ers in interconnect scaling. 3D ICs are built using multiple
device layers stacked together with a direct tunnel between
them, thereby allowing them to reduce the global intercon-
nect. Moreover, 3D ICs provide higher performance and
lower power consumption due to the reduced interconnect
(wire) length. Other benefits include support for realiza-
tion of mixed-technology chips, higher packing density, and
smaller footprint.
3D NoCs [6, 7, 14] have been introduced to combine
these two techniques (3D ICs and NoCs) to achieve bet-
ter performance with higher scalability. 3D ICs reduce the
global interconnect delay, thereby improve performance.
On the other hand, NoCs provide scalable communication
framework. While, homogeneous NoCs have been widely
used for both 2D and 3D ICs, they are limited compared to
their heterogeneous counterparts. This follows from the fact
that every application has different processing requirements
and memory footprint. A powerful core will be a better
match for an application with a high level of instruction-
level parallelism, while a simpler core will be sufficient
for applications with lower instruction-level parallelism.
Therefore, it is more effective to use heterogeneous NoCs.
As the die size shrinks with the advanced production
technology, one of the challenging problems in the context
of 3D NoC systems becomes reliability. Reliability of 3D
ICs is effected by both temperature and thermo-mechanical
stress. This is especially caused by the limited cooling capa-
bility between the layers. Specifically, vias become more
178 J Electron Test (2013) 29:177–184
and more sensitive and when the via fails to make proper
connection, unwanted loss in yield and decrease in reliabil-
ity may occur. Reliability for 3D ICs have been explored
from different angles [2, 8–11, 16]. Through Silicon Vias
(TSVs) are the most recent medium in stacking [8] multiple
dies on a 3D IC. However, these vias become more sensitive
with higher temperatures that can be caused by more activity
or traffic. Since TSVs are bridges between layers, they are
potentially more prone to thermal stress. Therefore, reduc-
ing the TSV communication load has potential of improving
reliability. This work aims at increasing the reliability of an
application through effective mapping on 3D heterogeneous
IC. Contribution of the approach is in two folds:
– An ILP formulation of the problem of maximizing
the reliability of a given application. This is achieved
through optimal placement of nodes in a 3D NoC.
– Minimization of the communication cost between the
nodes, thereby improving both performance and energy
consumption.
ILP-based approach presented here targets at reducing
the amount of layer-to-layer communication on TSVs,
while keeping the overall communication overheads mini-
mum. The remainder of this paper is structured as follows.
Section 2 gives the related work on heterogeneous 3D
NoCs and reliability. Section 3 discusses the overview of
proposed approach. The details of the ILP (integer linear
programming) based formulation are given in Section 4,
and an experimental results are presented in Section 5. The
paper is concluded in Section 6.
2 Related Work
Related work can be summarized in three parts, namely,
3D ICs, 3D NoCs and 3D reliability. 3D technologies and
benefits of 3D ICs over 2D ICs have been presented by
Davis et al. [4]. Topol et al. [18] review the process steps
and design aspects of 3D ICs. Andry et al. [3] discuss
a three-dimensional (3D) chip stacking technology using
fine-pitched interconnects. Sakuma et al. [15] reviews the
3D integration technologies, including process technology
and reliability characterization. Akasaka [1] presents 3D IC
technology for fabrication, total power consumption estima-
tion and chip cooling. Zhao et al. [19] studies DC current
crowding and its impact on 3D power integrity.
Pavlidis et al. [14] compare 3D NoC over 2D NoC
from a physical constraints perspective. These constraints
include the maximum number of planes that can be ver-
tically stacked and the asymmetry between the horizontal
and vertical communication channels of the network. Li
et al. [6] focus on the second level (L2) cache design for
3D architectures. Similarly, Ozturk et al. [13] try to place
processor cores and data blocks optimally in a 3D design.
Mesochronous communication scheme for 3D NoCs have
been explored by Loi et al. [7].
Minz et al. proposed a 3D module and decoupling capac-
itance (a.k.a decap) placement algorithm that tries to dis-
tribute the thermal profile on the circuit evenly and reduce
the power noise [10]. The algorithm is trying to find the
location of each block in the 3D placement layers without
overlap and it tries to minimize the footprint area, total wire
length, maximum block temperature, total amount of decap
required to suppress simultaneous switching noise (SSN)
under the given tolerance value. They showed that there
is little correlation between thermal and decap objectives
that allows them to optimize these objectives simultane-
ously. They extended existing 2D sequence pair scheme
of Murata et al. [11]. Specifically, each layer has its own
sequence pair to represent the relative positions among the
blocks in it. Then, they used simulated annealing to search
through the solution space using various intra-layer or inter-
layer moves. Malta et al. discussed the characterization of
thermo-mechanical stress and reliability issues for Cu-filled
Through Silicon Vias (Cu TSVs) [8]. An X-ray imaging
method was used for fast nondestructive analysis of Cu
TSV plating profiles. It was observed that TSVs exposed
to increased temperature exhibited a substantial increase
in grain size which was associated with the Cu protrusion
effect. Alam et al. developed a framework to enable reli-
ability analysis in 3D circuits called ERNI-3D [2]. It is a
Reliability Computer Aided Design (RCAD) tool that is a
capable of comparison of 2D and 3D circuit layouts. Similar
to study of Alam et al., Shayan et al. proposed a framework
to analyze the reliability of 3D power distribution network
under local through silicon via failures [17]. The 3D power
distribution network is extracted and modeled in frequency
domain considering skin effect. The model is first solved
in frequency domain to identify the behavior of the sys-
tem. Then, the time domain voltage noise under worst-case
transistor switching currents is obtained with enhanced vec-
tor fitting algorithm. The objective of the optimization is to
increase the reliability of the 3D structures and reduce the
voltage noise while minimizing the block out area from TSV
design rules. They showed that the increase in the dimension
and density reduce the routable area of the stacked dies. As
the width in the tiers increases, the power noise decreases.
Selvanayagam et al. worked on thermo-mechanical relia-
bility of through silicon via for different dimensions [16].
The increase in the TSV diameter will increase the thermo-
mechanical strains and as a result the reliability is reduced.
They showed the existence of the trade off between the
reliability and the power noise reduction as the TSV diam-
eters increases. Minas et al. presented the challenges of and
some emerging solutions for 3D processing phases includ-
ing TSV insertion and wafer thinning [9]. These processes
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have an impact on the functionality, performance and reli-
ability of the circuit. Approach presented in this paper is
different from these techniques such that it implements a
reliability-aware node/task mapping.
3 Overview
High level view of the ILP-based approach is shown in
Fig. 1. After necessary parallelization and mapping steps,
the input code is fed to the compiler analysis module. The
compiler analysis module captures the communication char-
acteristics of processors and they are subsequently used in
the ILP solver. Each processor can potentially have dif-
ferent characteristics in terms of performance, energy con-
sumption, area requirement, and communication bandwidth.
According to the processor characteristics and communica-
tion requirements, processors are laid out on the 3D NoC.
Moreover, various constraints such as die area, temperature
limit, number of layers, and performance are considered.
Locations of processors are selected based on reliability
objectives while keeping the communication cost at reason-
able levels. Also note that, the objective function can be
replaced with a combination of reliability, performance, and
energy using different weights.
An example 3D NoC architecture is given in Fig. 2,
where multiple layers of heterogeneous processors are con-
nected using network switches/routers represented by R.
This heterogeneous 3D NoC architecture is exposed to the
compiler to enable accesses to the state of the processors,
the network switches, and the data/code movements. Note
that, heterogeneous processors are represented by CPU and
memory hierarchies are represented by MH . Each layer
of the 3D NoC architecture is considered as a grid, where
Fig. 1 High level view of the ILP-based approach
Fig. 2 3D NoC-based CMP architecture
processors are mapped according to their dimensions. Pro-
cessors are considered to have widths and heights based on
the same unit length as the grid. In-layer communication
distances are captured using the coordinates of processors
in 2D grid space with Manhattan distance. Moreover, inter-
layer distances include the communication overhead caused
by layer-to-layer transmissions.
4 ILP Formulation
Integer linear programming (ILP) is an optimization tech-
nique which targets optimization of a linear objective func-
tion subject to linear function constraints and integer solu-
tion variables. A special case of ILP is the 0–1 ILP, where
solution variables are required to be either 0 or 1. In this
context, ILP is used to formulate the reliability problem on
a 3D NoC to find the optimal location of each processor.
There are two important goals in selecting the location of
processors:
– Reduce communication overhead by placing the fre-
quently communicating nodes as close as possible.
– Improve reliability by minimizing the inter-layer com-
munications.
These two goals can potentially contradict with each
other when the layer-to-layer communication is considered.
This is due to the fact that third dimension provides a lot
of opportunities in terms of improving the connectivity of
processors. Processors can potentially communicate much
faster through TSVs compared to in-layer communications.
However, this also results in with increased levels of heat
density around vias, making them more and more sensi-
tive. Therefore, ILP aims at reducing the communication
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cost, simultaneously tries not to map high communicat-
ing nodes onto separate layers as this increases the use
of TSVs which are less reliable compared to the in-layer
communication.
This section presents an ILP formulation of the problem
of maximizing reliability while minimizing the data com-
munication cost of a given application. This is achieved
through optimal placement of nodes in a 3D NoC. While
overall ILP formulation has more details, for clarity, we
only give the important parts of it. A commercial tool,
Xpress-MP [12], is used to formulate and test the ILP-
based approach. Xpress-MP takes the problem as a Mosel
description which is a plain text file with descriptions
of binary variables, constraints, and objective function.
Solver (Xpress-MP) generates the output as a plain text file
which lists the values of decision variables. Table 1 gives
the constant terms and binary variables used in the ILP
formulation.
Assuming that 3D NoC chip has dimensions of DX and
DY in the 2D grid space and L number of layers, the ILP
problem can be formulated to map the P number of proces-
sors on this 3D NoC. Note that, each processor has its own
dimensions expressed as DPXp and DPYp. Communica-
tion intensity of two processors, namely p1 and p2, is given
Table 1 The constant terms and binary variables used in the ILP
formulation
Constant Definition
P Number of processors
DX, DY Dimensions of the 2D grid
L Number of layers in 3D NoC
DPXp, DPYp Dimensions of processor p
Ip1,p2 Communication intensity of processors
p1 and p2
φ In-layer vs. layer-to-layer communication
cost ratio
Variable Definition
Loc(p)lx,y Processor p is in (x, y) coordinates
on layer l
Occ(p)lx,y Processor p occupies (x, y) coordinates
on layer l
In-layer(p1, p2)d Manhattan distance between processors
p1 and p2 is d
Inter-layer(p1, p2)l Layer-to-layer distance between processors
p1 and p2 is l
CommIn-layer Total in-layer communication
CommInter-layer Total layer-to-layer communication
Comm Total communication
These are either architecture specific or program specific. L indicates
the number of layers in the 3D chip
with Ip1,p2 . As mentioned before, using TSVs has contra-
dicting effects. A weighted objective function is considered
to capture the potential effects on reliability and overall
communication. This is achieved by the φ constant which
is used as a knob for choosing in-layer versus layer-to-layer
communication.
In the ILP formulation, location of processor p is cap-
tured by Loc(p)lx,y , where,
– Loc(p)lx,y : indicates whether processor p is in (x, y)
coordinates in the 2D grid space and on the l layer.
Since a processor can potentially occupy multiple unit
spaces in the 2D grid space, a 0–1 variable named
as Occ(p)lx,y is introduced. This binary variable will
depend on the dimensions of the processor given with
DPXp, DPYp.
– Occ(p)lx,y : indicates whether processor p occupies
(x, y) coordinates of the l layer.
Two binary variables have been introduced to capture the
distances between two processors; In-layer and Inter-layer.
Specifically,
– In-layer (p1, p2)d : indicates whether the Manhattan
distance in 2D grid space between processors p1 and p2
is equal to d .
– Inter-layer (p1, p2)l : indicates whether the layer-to-
layer distance between processors p1 and p2 is equal
to l.
In addition to the specified binary variables, there are also
non-binary variables to capture different values in the opti-
mization problem. However, these variables are not given
here for simplicity. These binary and non-binary vari-
ables are used in satisfying various constraints, first of
which is one-to-one mapping between processor and 2D-








Loc(p)lx,y = 1, ∀p ∈ (1, P ). (1)
To ensure one-to-one mapping, processor needs to be
assigned a single coordinate, where x and y indicate the 2D-
grid coordinates, whereas l indicates the layer. Similarly, a
specific coordinate on every layer can only be mapped to a
single processor which is captured by:
P∑
p=1
Occ(p)lx,y =1,∀x∈ (1, DX),∀y ∈ (1, DY ),∀l ∈ (1, L).
(2)
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As mentioned earlier, total data communication require-
ment at a certain layer is estimated by using the Manhattan
distance on a 2D-grid space.
In-layer(p1, p2)d ≥ Loc(p1)l1x1,y1 + Loc(p2)l2x2,y2 − 1,
d = |x1 − x2| + |y1 − y2|. (3)
On the other hand, inter-layer communication distance
can be captured using the layers the two processors are in:
Inter-layer(p1, p2)l ≥ Loc(p1)l1x1,y1 + Loc(p2)l2x2,y2 − 1,
l = |l1 − l2|. (4)










×In-layer(p1, p2)d × d. (5)
Similarly, layer-to-layer communication overhead can be
expressed as a multiplication of communicating processors’









× Inter-layer(p1, p2)l × l. (6)
Both CommIn-layer and CommInter-layer uses Ip1,p2 to
express the affinity between two processors, which is mul-
tiplied with the distance given by d or l.
Based on the above constraints, the objective function
can be defined as:
min Comm = CommIn-layer + φ CommInter-layer. (7)
As expressed before, φ can be used as a knob to evaluate
communication reduction versus reliability. In Section 5, φ
constant’s value and its effects are evaluated. From a pure
communication reduction perspective this value will proba-
bly be much higher. However, if TSV usage is not preferred
due to reliability concerns, φ parameter can be adjusted to
reflect this. In the baseline implementation, φ parameter is
conservatively set to 0.1.
While the objective function does not consider perfor-
mance specifically, it will indirectly optimize the perfor-
mance by reducing the overall communication overheads.
Note that, this performance improvement will also be lim-
ited with the φ constant. Moreover, additional constraints
will be required for performance evaluation; for example, a
constraint that captures simultaneous communication. Sim-
ilarly, energy results can also be obtained with necessary
constraints.
5 Experiments
Experimental evaluation is performed on parallelized array-
based applications. Parallelization and code optimizations
are implemented through Stanford University Intermedi-
ate Format (SUIF). Benchmarks used in the experiments
are shown in Table 2. Experiments are conducted by fast-
forwarding the first 1 billion instructions, and simulating the
next 300 million instructions. Number of data accesses are
shown in the fourth column of Table 2. As shown in Table 3,
the default number of device layers is set two and a single
layer is composed of 48 unit areas which can be assigned to
NoC nodes. As explained before, in the base configuration,
φ parameter is set to 0.1, conservatively . The ILP solution
times varied between 3 min and 7 h, averaging on about
42 min. Overall complexity of the proposed scheme is NP-
complete since it is based on ILP. However, when the offline
nature of the proposed scheme is considered, the solution
times are within tolerable ranges. Moreover, it is possible to
generate a sub-optimal solution in cases of longer solution
times, which usually tends to be very close to the optimal
solution.
Experiments are conducted on four different execution
models, namely, 2D-HM, 2D-HT, 3D-HM, and 3D-HT:
– 2D-HM: A single layer of 2D conventional NoC topol-
ogy with homogeneous processors.
Table 2 Benchmark codes
used in this study Benchmark Source Description Number of
data accesses
3step-log DSPstone Motion estimation 91 × 106
adi Livermore Alternate direction integration 71 × 106
ammp Spec Computational chemistry 87 × 106
equake Spec Seismic wave propagation sim. 84 × 106
mcf Spec Combinatorial optimization 115 × 106
mesa Spec 3D graphics library 135 × 106
vortex Spec Object-oriented database 164 × 106
vpr Spec FPGA circuit placement 117 × 106
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Table 3 The default simulation parameters
Parameter Value
Types of processor cores 4
Number of blocks 48
Number of layers 2
Total storage capacity 128 KB
Set associativity 2-way
Line size 32 bytes
Number of lines per block 90
Temperature bound 110 °C
Reliability (φ) 0.1
– 2D-HT: Optimal placement of heterogeneous proces-
sors on a 2D grid using an ILP-based strategy. This
uses the same optimization framework proposed so far,
except it only considers a single layer that is the optimal
placement scheme for 2D.
– 3D-HM: Homogeneous processors are distributed
among a 3D stacked chip based on the communica-
tion requirements. Note that, this scheme also applies
ILP-based approach and finds optimal placement.
– 3D-HT: Heterogeneous processor cores are placed on
several layers optimally using the proposed ILP-based
placement strategy. This scheme represents the opti-
mal placement for 3D depending on the communication
frequencies of nodes and the level of reliability.
Reliability-oriented data communication results normal-
ized with respect to 2D-HM scheme based on two layers are
given in Fig. 3. Using the default values given in Table 3,
the average reduction in reliability-oriented data access
costs for 2D-HT and 3D-HM are around 30 and 44 %,
respectively. 3D-HT reduces the communication further by
54 % on average. 3D NoC reduces the global interconnect
Fig. 3 Reliability-oriented data communication costs of 2D-HT, 3D-
HM, and 3D-HT normalized with respect to 2D-HM
Fig. 4 Normalized reliability-communication costs with different
number of layers (ammp)
length and improves overall communication while maintain-
ing reliability. This is more pronounced with heterogeneous
processors as there are more opportunities.
Recall that the number of 3D layers used were two. The
bar-chart in Fig. 4 shows the normalized costs (with respect
to those of the 2D-HM scheme) for the benchmark ammp
with the different number of layers (the results with the
original number of layers are also shown for convenience),
ranging from 1 to 4. Note that, the total storage capacity
is kept constant for all these experiments and the only dif-
ference between two experiments is the number of layers
and size of each layer. The number of layers and the cor-
responding number of blocks per layer for each topology
tested are given in Table 4. One can see from these results
that the effectiveness of the ILP-based approach increases
with increasing number of layers. The main reason for this
behavior is that adding more layers gives more flexibility to
the proposed approach in placement.
In the next set of experiments, the effect of the φ param-
eter in communication cost savings is tested. As one can
expect, savings increase with lower φ values. The main
reason for this behavior is the reduction in the relative
layer-to-layer communication cost, thereby increasing the
flexibility on the vertical placement. On the other hand,
from a reliability point of view, it is preferable to mini-
mize the vertical communication on TSVs. Figure 5 shows
the performance and reliability effects of the φ parameter.
Table 4 Different topologies used in experiments
Number Number of blocks
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Fig. 5 Normalized reliability-communication costs under the differ-
ent φ values (ammp)
As mentioned before, the default value of φ is 0.1. Hence,
all reliability and performance values are normalized with
respect to φ = 0.1. As can be seen from the figure, when φ
is increased, the normalized communication cost increases
since the cost of transfer between layers is higher. Simi-
larly, reliability of the communications also increases due
to reduced usage of TSVs. Note that, reliability is measured
using the amount of vertical communication cost which
is measured by CommInter-layer variable discussed in ILP
formulation.
In the last set of experiments, the impact of the temper-
ature constraint on the savings is measured. Recall from
Table 3 that the default temperature bound used in the exper-
iments so far was 110 °C. The bar-chart in Fig. 6 shows the
normalized costs for the benchmark ammp with the different
temperature bounds, ranging from 80 to 110 °C. Note that,
the values given in this figure are normalized with respect to
the default 3D-HT case, where the best results are obtained.
As can be seen from this figure, having a tighter temperature
bound reduces savings beyond a certain point. The reason
for this behavior is that decreasing the temperature bound
also decreases the flexibility in processor core assignment.
Fig. 6 Normalized reliability-communication costs under the differ-
ent temperature bounds (ammp)
For this particular example, reducing the temperature bound
below 80 °C did not return any feasible solution.
6 Conclusion
3D NoCs have been proposed to provide higher perfor-
mance and lower power consumption by reducing the
global interconnect length. However, reliability problem has
become more important for 3D ICs with the shrinking tech-
nologies. This paper proposes an ILP-based near-optimal (if
not optimal) 3D node mapping to maximize reliability while
minimizing the communication costs. Experiments indicate
that, through effective mapping, it is possible to achieve
performance benefits while improving reliability. Although
initial experiments are limited to few layers of 3D stacking,
it is planned to increase the layers of 3D stacking and test
with more complex structures.
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